Our GitHub Account is Alive!
Our github account and the first repo is alive 🚀 We encourage digital design,#FPGA, #SoC, #VHDL, #Verilog and #EmbeddedSystem…
Read moreBlog & News
News, tech talks and FPGA know-how from our team
Company news, events, technical talks and our FPGA & VHDL KnowHow Series.
#00002 Employee of AnadoLogic
Meet Murat ALKAN, number 00002 employee of AnadoLogic, 00001 is Mehmet Burak Aykenar 😊 This handsome young guy…
Read more
Our First Office!
Having an office is another milestone for our company, which is accomplished finally at Ostim Teknopark Turuncu Bina, Ankara, Turkiye.…
Read more
Roketsan Eğitimi
Yaklaşık 10 yıl boyunca çalışmaktan ve ülkemiz savunma sanayine hizmet etmekten büyük kıvanç duyduğum ülkemizin gurur kaynağı Roketsan’a …
Read more
FPGA & VHDL KnowHow Series – 10
Subject: Introduction to Serial Gigabit Transceivers – FPGA implementation and testing of Aurora 8b10b protocol over SFP modules and fiber-op…
Read more
FPGA & VHDL KnowHow Series – 9
𝐐𝐮𝐞𝐬𝐭𝐢𝐨𝐧: VHDL allows utilization of variable types inside process, function or procedure. They are different than signals in many ways,…
Read more
FPGA & VHDL KnowHow Series – 8
𝐐𝐮𝐞𝐬𝐭𝐢𝐨𝐧: Is it important orders and positions of the operands to allow resource sharing to get lower resource utilization in…
Read more
Anadologic Visits Empa Electronics
As AnadoLogic company, I visited Empa Electronics Ankara office, which distributes AMD FPGAs and many other products…
Read more
FPGA & VHDL KnowHow Series – 6
𝐐𝐮𝐞𝐬𝐭𝐢𝐨𝐧: What happens when you change truth table of a LUT in netlist after synthesis in Vivado? 𝐀𝐧𝐬𝐰𝐞𝐫: You can…
Read more
FPGA & VHDL KnowHow Series – 7
𝐐𝐮𝐞𝐬𝐭𝐢𝐨𝐧: Does it differ to add parenthesis and group two operands to get more efficient adder structure in Vivado? 𝐀𝐧𝐬𝐰𝐞𝐫:…
Read more